Synthesis and FPGA hardware simulation of an open-source RISC-V core for edge computing
Saved in:
Main Author: | Yap, Wei Cheng |
---|---|
Format: | Final Year Project |
Published: |
2024
|
Subjects: | |
Online Access: | http://utpedia.utp.edu.my/id/eprint/28665/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Computer Organization and Design: the hardware/softeare interface (RISC-V Edition)
by: David A. Patterson, John L. Hennessy
Published: (2020) -
VHDL design of A 32-Bit RISC processor core for FPGA implementation
by: Marsono, Muhammad Nadzir
Published: (2001) -
Design and simulate RISC-V processor using verilog
by: Ngu, David Teck Joung
Published: (2023) -
An AES tightly coupled hardware accelerator in an FPGA-based Embedded processor core
by: Hani, Mohamed Khalil, et al.
Published: (2009) -
RISC-V instruction set extension on blockchain application
by: Cheong, Kin Seng
Published: (2024)