Cover Image

Synthesis and FPGA hardware simulation of an open-source RISC-V core for edge computing

Saved in:

Bibliographic Details
Main Author:	Yap, Wei Cheng
Format:	Final Year Project
Published:	2024
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://utpedia.utp.edu.my/id/eprint/28665/
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Computer Organization and Design: the hardware/softeare interface (RISC-V Edition)
by: David A. Patterson, John L. Hennessy
Published: (2020)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
by: Marsono, Muhammad Nadzir
Published: (2001)

Design and simulate RISC-V processor using verilog
by: Ngu, David Teck Joung
Published: (2023)

An AES tightly coupled hardware accelerator in an FPGA-based Embedded processor core
by: Hani, Mohamed Khalil, et al.
Published: (2009)

RISC-V instruction set extension on blockchain application
by: Cheong, Kin Seng
Published: (2024)

Front end design (logic synthesis) of Risc-V processor using design compiler
by: Koay, Yenn Nee
Published: (2023)

Development of Object Tracking system on a RISC V embedded system platform.
by: Sia, Eric Siew Wei
Published: (2024)

Verification of RISC-V design with Universal Verification Methodology (UVM)
by: Liew, You Hong
Published: (2022)

Hardware implementation using FPGA for barcode reader
by: Marzuki, Ade Syaheda Wani
Published: (2008)

An FPGA hardware architecture of Nilsimsa fingerprinting algorithm
by: Monemi, A., et al.
Published: (2011)

FPGA-Based Lightweight Hardware Architecture of the PHOTON Hash Function for IoT Edge Devices
by: Al-Shatari, M.O.A., et al.
Published: (2020)

The Design of an Asynchronous RISC Processor
by: Pee, Yao Hong
Published: (2021)

A tightly coupled finite field arithmetic hardware in an FPGA-based embedded processor core for elliptic curve cryptography
by: Mohd. Hani, Mohamed Khalil, et al.
Published: (2009)

Performance analysis of FPGA based Sobel edge detection operator
by: N.H., Hamid, et al.
Published: (2008)

A hardware architecture of prewitt edge detection
by: Seif, Aramesh
Published: (2009)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
by: Kadiran, Kamaru Adzha
Published: (2005)

Hardware acceleration of a face detection system on FPGA
by: Dharan, S. V., et al.
Published: (2016)

Hardware core of pipelined thinning algorithm
by: Noordin, Mohamad Amin
Published: (2015)

OpenCL-based hardware-software co-design methodology for image processing implementation on heterogeneous FPGA platform
by: Ayat, S. O., et al.
Published: (2016)

Development Of An 8-Bit Fpga-Based Asynchronous Risc Pipelined Processor For Data Encryption
by: Pang, Wai Leong
Published: (2003)

An Accurate FPGA-Based Hardware Emulation on Quantum Fourier Transform
by: Khalil-Hani, M., et al.
Published: (2015)

Back End Design (Automatic Place and Route) of RISC-V Processor using IC Compiler
by: Loh, Jing En
Published: (2023)

Implementation of Real-time Simple Edge Detection on FPGA
by: Mohd Shukor, Mohd Nasir, et al.
Published: (2005)

Implementation of real-time simple edge detection on FPGA
by: P., Sebastian, et al.
Published: (2007)

RISC32-E cryptography performance evaluation
by: Teo, Sei Hau
Published: (2022)

Developing extended ISA on RISC based processor
by: Lee, Ang
Published: (2023)

A Gradient Coprocessor of Optical Flow: A hardware co-simulation using FPGA based on MAC-DA
by: Rustam, Ruzali, et al.
Published: (2011)

Design of blind spot alert system using open-source electronics software and hardware
by: Dzulkarnain, Dzaryf, et al.
Published: (2021)

Hardware Implementation Of Artificial Neural Network On FPGA For Sulfate-Reducing Bacteria
by: Tan, Earn Tzeh
Published: (2014)

Implementation of a soft core processor on a FPGA
by: Woo, Chi Liang
Published: (2011)

Hardware co-simulation for a low complexity PAPR reduction scheme on an FPGA
by: Al-Hussaini, Khalid Taher Mohammed, et al.
Published: (2017)

The development of an RTOS for the 5-Stage pipeline RISC32 microprocessor
by: Er, Pei Qing
Published: (2022)

An FPGA hardware architecture of nilsimsa fingerprinting algorithm
by: Monemi, Alireza, et al.
Published: (2011)

Design of Cryptographic Hardware Module Using FPGA
by: Muhammad Imran, Ahmad, et al.
Published: (2009)

Hardware Implementation of an Optimized Processor Architecture for SOBEL Image Edge Detection Operator
by: M. Osman, Zahraa Elhassan, et al.
Published: (2010)

Hardware Implementation of an Optimized Processor Architecture for SOBEL Image Edge Detection Operator
by: M. Osman, Zahraa Elhassan, et al.

Hardware transactional memory architecture with adaptive version management for multi-processor FPGA platforms
by: Sirkunan, J., et al.
Published: (2017)

An FPGA implementation of RSA processor core for public-key cryptosystem
by: Tan, Siang Lin
Published: (2001)

Open Source Hardware and Software Platform for Robotics and Artificial Intelligence
by: Ng Liang, Shing, et al.
Published: (2015)

Design of a 7-Stage pipeline RISC processor (MEM STAGE)
by: Choo, Jia Zheng
Published: (2022)