Synthesis and FPGA hardware simulation of an open-source RISC-V core for edge computing

Saved in:
Bibliographic Details
Main Author: Yap, Wei Cheng
Format: Final Year Project
Published: 2024
Subjects:
Online Access:http://utpedia.utp.edu.my/id/eprint/28665/
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Description not available.