A new scan design technique based on pre-synthesis thru functions
VLSI design has moved from bottom-up design approach to top-down design methodology with the aid of advanced Computer-Aided Design (CAD) technology. This paper introduces a new scan design technique as a design-for-test (DFT) method for sequential circuits by exploiting the information of thru funct...
Saved in:
Main Authors: | , |
---|---|
格式: | Book Section |
出版: |
IEEE Computer Society
2006
|
主题: | |
在线阅读: | http://eprints.utm.my/id/eprint/9313/ http://ieeexplore.ieee.org/document/4030763/?reload=true |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|