A new scan design technique based on pre-synthesis thru functions
VLSI design has moved from bottom-up design approach to top-down design methodology with the aid of advanced Computer-Aided Design (CAD) technology. This paper introduces a new scan design technique as a design-for-test (DFT) method for sequential circuits by exploiting the information of thru funct...
保存先:
主要な著者: | , |
---|---|
フォーマット: | Book Section |
出版事項: |
IEEE Computer Society
2006
|
主題: | |
オンライン・アクセス: | http://eprints.utm.my/id/eprint/9313/ http://ieeexplore.ieee.org/document/4030763/?reload=true |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|