Low power and high performance of optimized finfet based 8t sram cell design
Saved in:
Main Authors: | Alias, Nurul Ezaila, Teh, Chew Suan |
---|---|
Format: | Conference or Workshop Item |
Published: |
2018
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/83571/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Performance analysis of 22NM FinFET-based 8T SRAM cell
by: Hasan Baseri, Nur Hasnifa
Published: (2018) -
Performance evaluation of 14nm FinFET-based 6T SRAM cell functionality for DC and transient circuit analysis
by: Lim, Wei, et al.
Published: (2014) -
Enhancing SRAM performance of common gate FinFET by using controllable independent double gate
by: Chong, Chung Keong
Published: (2015) -
The Design of Low Power CMOS SRAM Subsystems
by: Lee, Chu Liang
Published: (2001) -
Optimization of Channel Length Nano-Scale Sinwt Based Sram Cell
by: Naif, Yasir Hashim, et al.
Published: (2015)