Thermal model with metal consideration for System-On-Chip testing
Increasing switching activities leads to high temperature during testing, which has adverse impact on circuit performance and reliability. Therefore, simulating thermal effects on System-on-Chip (SoC) when performing test scheduling is essential. However, most of the previous works on temperatureawa...
Saved in:
Main Authors: | Abu Hassan, Hasliza, Ooi, Chia Yee |
---|---|
Format: | Article |
Published: |
American Scientific Publishers
2014
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/63055/ http://dx.doi.org/10.1166/jolpe.2014.1330 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Thermal-safe system-on-chip test scheduling using dynamic voltage and frequency scaling
by: Hassan, Hasliza
Published: (2018) -
Built-in self test power and test time analysis in on-chip networks
by: Senejani, Mahdieh Nadi, et al.
Published: (2015) -
Power-aware system-on-chip test scheduling using enhanced rectangle packing algorithm
by: Chia, Yee Ooi, et al.
Published: (2012) -
Test chip and substrate design for flip chip microelectronic package thermal measurements
by: Goh, Teck Joo, et al.
Published: (2014) -
Flip chip thermal test vehicle design: Requirements, evaluations, and validations
by: Goh, Teck Joo, et al.
Published: (2014)