Mathematical modelling and optimization of multisite efficiency to reduce cost of test in semiconductor final test process using Taguchi method
This study proposes improved equations for semiconductor multisite testing process. It contributes to the derivation of the new equations which have better prediction accuracy of multisite efficiency (MSE), testing throughput, and cost of test than the conventional ones to enable accurate conduct of...
Saved in:
Main Author: | Khoo, Voon Ching |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | http://eprints.utm.my/108141/1/KhooVoonChingPFTIR2021.pdf http://eprints.utm.my/108141/ http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:156359 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Comprehensive multisite efficiency equation for semiconductor test equipment
by: Khoo, V. Ching, et al.
Published: (2020) -
A Cost of Test Case Study for Wafer-Ring Multi-Sites Test Handler in Semiconductor’s Industry Through Theory of The Firm
by: Khoo, Voon Ching
Published: (2015) -
Management of technology: a case study of cost deduction in multi - site testing for the semiconductor industry
by: Khoo, Voon Ching
Published: (2013) -
Framework to reduce cost scrapping and cost of
assemble test capacity in semiconductor integrated
circuit manufacturing
by: Mohd Fazil, Azlan Faizal, et al.
Published: (2020) -
Hidden Markov models on multisite rainfall modeling
by: Yusof, Fadhilah
Published: (2011)