Probability Formulation of Soft Error in Memory Circuit
Downscaling threatens the designers invested in integrity and error mitigation against soft errors. This study formulated the probability of soft error changing the logic state of a Differential Logic with an Inverter Latch (DIL). Using Cadence Virtuoso, current pulses were injected into various nod...
Saved in:
Main Authors: | Norhuzaimin, Julai, Farhana, Mohamad, Rohana, Sapawi, Shamsiah, Suhaili |
---|---|
Format: | Article |
Language: | English |
Published: |
UPM Press
2023
|
Subjects: | |
Online Access: | http://ir.unimas.my/id/eprint/44815/1/Probability%20Formulation%20of%20Soft%20Error.pdf http://ir.unimas.my/id/eprint/44815/ http://www.pertanika.upm.edu.my/pjst/browse/regular-issue?article=JST-3732-2022 https://doi.org/10.47836/pjst.31.4.19 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
SOFT ERROR MITIGATION IN MEMORY SYSTEM
by: Norhuzaimin, Julai, et al.
Published: (2023) -
The Impact of Soft Error on C-Elements Due to Process Corner Variation and Temperature
by: Norhuzaimin, Julai
Published: (2015) -
Towards Maximising Hardware Resources and Design Efficiency via High-Speed Implementation of HMAC based on SHA-256 Design
by: Shamsiah, Suhaili, et al.
Published: (2024) -
Towards Maximising Hardware Resources and Design Efficiency via High-Speed Implementation of HMAC based on SHA-256 Design
by: Shamsiah, Suhaili, et al.
Published: (2024) -
SOFT ERROR IN ASYNCHRONOUS CIRCUIT DESIGN
by: DAYANG NURUL AFIQAH, ABG MOHD TAHIR
Published: (2019)