Design and analysis of Floating Point divider
As the advances of VLSI technology, low power design has become an important topic in VLSI design. Scaling down supply voltage is an effective way for power reduction because of its quadratic relationship to dynamic power. The objective of this project is to design and analysis of floating point d...
Saved in:
主要作者: | Siti Aminah Hussen |
---|---|
其他作者: | Nazuhusna Khalid (Advisor) |
格式: | Learning Object |
語言: | English |
出版: |
Universiti Malaysia Perlis
2008
|
主題: | |
在線閱讀: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1972 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Device Characterization of 0.8-µm CMOS Technology
由: Kooh, Roy Jinn Chye
出版: (2000) -
Design and analysis of Floating Point multiplier
由: Zariah Asari
出版: (2008) -
Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
由: Norsaifulrudin Mat Zuki
出版: (2008) -
SOI based nanowire single-electron transistors: design, simulation and process development
由: Uda Hashim, et al.
出版: (2008) -
A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
由: Hasliza, A. Rahim@Samsuddin, et al.
出版: (2009)