High speed and low power devices : bulk silicon versus SOI
Saved in:
Main Author: | Uda Hashim, Assoc. Prof. Dr. |
---|---|
Format: | Article |
Language: | English |
Published: |
Kolej Universiti Kejuruteraan Utara Malaysia
2008
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1729 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Numerical simulations of innovative ground plane and double-gate configurations in thin-body and -buried oxide of SOI MOSFETS
by: Noraini, Othman
Published: (2017) -
Electrical characterization of 0.15µm CMOS Transistor using TSUPREM-4 and MEDICI
by: Low Pooi Lam
Published: (2008) -
The study of the effect of MOS transistor scaling on the critical device parameters
by: Zazurina Abd Rahman
Published: (2008) -
Study of Semi-Recessed LOCOS for Quasi-nanoscale CMOS Device Isolation
by: Mohamad Idzham Abd Sani
Published: (2008) -
Fabrication Of 50 µm transistor and AlNiAu interconnection process
by: Shaffie Husin
Published: (2008)