Electrical characterization of si nanowire GAA-TFET based on dimensions downscaling
This research paper explains the effect of the dimensions of Gate-all-around Si nanowire tunneling field effect transistor (GAA Si-NW TFET) on ON/OFF current ratio, drain induces barrier lowering (DIBL), sub-threshold swing (SS), and threshold voltage (VT). These parameters are critical factors of t...
Saved in:
Main Authors: | Abdul-Kadir, Firas Natheer, Hashim, Yasir, Shakib, Mohammed Nazmus, Taha, Faris Hassan |
---|---|
Format: | Article |
Language: | English |
Published: |
Institute of Advanced Engineering and Science (IAES)
2021
|
Subjects: | |
Online Access: | http://umpir.ump.edu.my/id/eprint/30151/1/GAA%20TFET.pdf http://umpir.ump.edu.my/id/eprint/30151/ http://doi.org/10.11591/ijece.v11i1.pp780-787 http://doi.org/10.11591/ijece.v11i1.pp780-787 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Temperature Impact on The ION/IOFF Ratio of Gate
All Around Nanowire TFET
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2020) -
Temperature characteristics of Gate all around nanowire channel Si-TFET
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2021) -
Morphological and electrical characterization of gaas nanowires
by: Muhammad, Rosnita, et al.
Published: (2009) -
Effects of downscaling channel dimensions on electrical characteristics of InAs-FinFET transistor
by: Mahmood, Ahmed, et al.
Published: (2019) -
Modelling and simulation of Heteromaterial Dual-Gate Dopingless TFET (HTDGDL-TFET) and its application as digital inverter
by: Teoh, Wei Ting
Published: (2022)