VCO DEVELOPMENT USING 130nm CMOS TECHNOLOGY
This dissertation focuses on the simulation of a VCO that is optimized for its phase noise properties by utilizing Cadence tools. Besides, a detailed study on the main causes of phase noise in a VCO and techniques of improving the VCO’s phase noise was also conducted in the midst of VCO design. A to...
Saved in:
Main Author: | ARULNATHAN, JONATHAN |
---|---|
Format: | Final Year Project |
Language: | English |
Published: |
2018
|
Online Access: | http://utpedia.utp.edu.my/19142/1/22379%20Jonathan%20Arulnathan%20FYP%20Final%20Report.pdf http://utpedia.utp.edu.my/19142/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
VCO DEVELOPMENT USING 130nm CMOS TECHNOLOGY
by: A/L Arulnathan, Jonathan
Published: (2018) -
130 nm low power CMOS analog multiplier
by: Abu Naim, Ahmad Safuan, et al.
Published: (2018) -
BACKEND DESIGN OF WIDEBAND LOW NOISE AMPLIFIER USING 130 NM RF CMOS TECHNOLOGY
by: Junaidi, Muhammad Syafiq
Published: (2015) -
Low power 130 nm CMOS Johnson Counter with clock gating technique
by: Amran, Nur Syuhadah, et al.
Published: (2018) -
A multiband 130nm CMOS low noise amplifier for LTE bands
by: Kamsani, Noor Ain, et al.
Published: (2015)