VCO DEVELOPMENT USING 130nm CMOS TECHNOLOGY

This dissertation focuses on the simulation of a VCO that is optimized for its phase noise properties by utilizing Cadence tools. Besides, a detailed study on the main causes of phase noise in a VCO and techniques of improving the VCO’s phase noise was also conducted in the midst of VCO design.

Saved in:
Bibliographic Details
Main Author: A/L Arulnathan, Jonathan
Format: Final Year Project
Language:English
Published: Universiti Teknologi PETRONAS 2018
Subjects:
Online Access:http://utpedia.utp.edu.my/18949/1/22379%20Jonathan%20Arulnathan%20FYP%20Final%20Report.pdf
http://utpedia.utp.edu.my/18949/
Tags: Add Tag
No Tags, Be the first to tag this record!