Cover Image

A customized floating-point processor design for FPGA and ASIC based thermal compensation in high-precision sensing

There are many types of sensors which require large dynamic range as well as high accuracy at the same time. Barometric altimeter is an example of such sensors. The signal processing techniques in the sensors are normally implemented using Field Programmable Gate Arrays (FPGAs) or Application-Specif...

Full description

Saved in:

Bibliographic Details
Main Authors:	Sajjad, M., Yusoff, M.Z., Ahmed, M.
Format:	Article
Published:	International Association for Educators and Researchers (IAER) 2021
Online Access:	https://www.scopus.com/inward/record.uri?eid=2-s2.0-85102960108&doi=10.33166%2fAETiC.2021.01.004&partnerID=40&md5=42904a57b67f8c432b764b62436414b9 http://eprints.utp.edu.my/23738/
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

A customized floating-point processor design for FPGA and ASIC based thermal compensation in high-precision sensing
by: Sajjad, Muhammad, et al.
Published: (2021)

Design of Double-Precision Fully-Programmable Computational Unit for FPGA and ASIC
by: Sajjad, M., et al.
Published: (2020)

Design of a high speed and low latency crypto-processor ASIC
by: Ali, Md. Liakot, et al.
Published: (2008)

Floating point multiplication unit using FPGA
by: Woon Woei Zit
Published: (2008)

Advancing system integration: verilog-based hardware implementation of an asic interface for three amba processors
by: Motakabber, S. M. A., et al.
Published: (2024)

FPGA based ASIC power-factor control for three-phase inverter
by: Mekhilef, Saad, et al.
Published: (2003)

Lossy Compression of Biometric Images Implemented Using Floating Point DSP Processor
by: Azuwam Ali Alhadi, Azuwam, et al.
Published: (2021)

FPGA implementation of multiplier for floating-point numbers based on IEEE 754-2008 standard
by: Shyamsi, M., et al.
Published: (2015)

VHDL modelling and asic design of a shortest-path processor core for network routing
by: Teoh, Giap Seng
Published: (2003)

The implementation of a pipelined floating-point CORDIC coprocessor on NIOS II soft processor
by: Ibrahim, Muhammad Nasir, et al.
Published: (2015)

Design of a floating point unit for 32-bit 5 stage pipeline processor
by: Low, Wai Hau
Published: (2020)

The Implementation of a pipelined floating-point cordic coprocessor on Nios Ii soft processor
by: Ibrahim, Muhammad Nasir, et al.
Published: (2015)

Three-phase synchronous PWM for flyback converter with power-factor correction using FPGA ASIC design
by: Omar, A.M., et al.
Published: (2004)

Optimization of FPGA Based Neural Network Processor
by: Sun, Ivan Teh Fu
Published: (2004)

Adaptive configurable transactional memory for multi-processor FPGA platforms
by: Sirkunan, J., et al.
Published: (2015)

ASIC design flow
by: Dass, Sreedharan Baskara, et al.
Published: (2011)

Multiprocessor arbitration for AMBA interface in ASIC
by: Rokon, M. I. R., et al.
Published: (2021)

Implementation of a soft core processor on a FPGA
by: Woo, Chi Liang
Published: (2011)

Low power pipelined FFT processor architecture on FPGA
by: Mohd Hassan, Siti Lailatul, et al.
Published: (2018)

The design of an FPGA-based processor with reconfigurable processor execution structure for internet of things (IoT) applications
by: Kiat, Wei Pau
Published: (2018)

High-precision machining by measuring and compensating the error motion of spindleâs axis of rotation in radial direction
by: Sarhan, A.A.D., et al.
Published: (2011)

FPGA based high precision torque and flux estimator of direct torque control drives
by: Sutikno, T., et al.
Published: (2011)

FPGA based high precision torque and flux estimator of direct torque control drives
by: Jidin, Aiman Zakwan, et al.
Published: (2011)

FPGA based high precision torque and flux estimator of direct torque control drives
by: Jidin, Auzani
Published: (2011)

FPGA implementation of variable precision Euclid’s GCD algorithm
by: Al-Haija, Qasem Abu, et al.
Published: (2017)

An FPGA implementation of RSA processor core for public-key cryptosystem
by: Tan, Siang Lin
Published: (2001)

Optimization of Processor Architecture for Sobel Real-Time Edge Detection Using FPGA
by: Hussin, Fawnizu Azmadi, et al.
Published: (2013)

High performance FPGA architecture for dual mode processor of Integer Haar Lifting-based Wavelet Transform
by: Shahadi, H.I., et al.
Published: (2018)

Real-time FPGA implementation of baseline JPEG codec processor core
by: Suleiman, Ishak
Published: (2002)

Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008)

An FPGA implementation of an elliptic curve processor for an embedded public-key cryptosystem
by: Lim, Kie Woon
Published: (2005)

FPGA-based design of a math co-processor for the Amir CPU
by: Tan, Arthur Foo Yen
Published: (2020)

OPTIMIZATION OF FPGA-BASED PROCESSOR ARCHITECTURE FOR SOBEL EDGE DETECTION OPERATOR
by: MOHAMED OSMAN, ZAHRAA ELHASSAN MOHAMED OSMAN
Published: (2011)

Asic design for healthiness recognition of agriculture
by: Chin, Linn Kern
Published: (2020)

Hardware transactional memory architecture with adaptive version management for multi-processor FPGA platforms
by: Sirkunan, J., et al.
Published: (2017)

High-precision machining by measuring and compensating the error motion of spindle's axis of rotation in radial direction
by: Sarhan, Ahmed AD, et al.
Published: (2013)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
by: Marsono, Muhammad Nadzir
Published: (2001)

An AES tightly coupled hardware accelerator in an FPGA-based Embedded processor core
by: Hani, Mohamed Khalil, et al.
Published: (2009)

Concurrent hardware architecture for dual-mode audio steganography processor-based FPGA
by: Shahadi, H.I., et al.
Published: (2018)

Optimization of processor architecture for sobel real-time edge detection using FPGA