An optimized buffer insertion algorithm with delay-power constraints for VLSI layouts
We propose a grid-graph algorithm for interconnect routing and buffer insertion in nanometer VLSI layout designs. The algorithm is designed to handle multiconstraint optimizations, namely timing performance and power dissipation. The proposed algorithm is called HRTB-LA, which stands for hybrid rout...
Saved in:
Main Authors: | Uttraphan, C., Shaikh Husin, N., Khalil Hani, M. |
---|---|
Format: | Article |
Published: |
Turkiye Klinikleri Journal of Medical Sciences
2017
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/75603/ https://www.scopus.com/inward/record.uri?eid=2-s2.0-85017360985&doi=10.3906%2felk-1411-129&partnerID=40&md5=7852249b1029ec7a1a1125e044158c9f |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Simultaneous routing and buffer insertion algorithm for minimizing interconnect delay in VLSI layout design
by: Husin, Nasir Shaikh, et al.
Published: (2008) -
Hybrid routing tree with buffer insertion under obstacle constraints
by: Uttraphan, C., et al.
Published: (2015) -
Dynamic power dissipation formulation for application in dynamic programming buffer insertion algorithm
by: Uttraphan, C., et al.
Published: (2016) -
An optimized algorithm for simultaneous routing and buffer insertion in multi-terminal nets
by: Uttraphan, C., et al.
Published: (2015) -
An optimization algorithm based on grid-graphs for minimizing interconnect delay in VLSI layout design
by: Mohd. Hani, Mohamed Khalil, et al.
Published: (2009)