An optimized algorithm for simultaneous routing and buffer insertion in multi-terminal nets

• Main Authors: Uttraphan, C., Shaikh Husin, N.
• Format: Article
• Published: Asian Research Publishing Network 2015
• Subjects: TK Electrical engineering. Electronics Nuclear engineering
• Online Access: http://eprints.utm.my/id/eprint/57782/; http://www.arpnjournals.org/jeas/research_papers/rp_2015/jeas_1015_2794.pdf

In today’s VLSI design, one of the most critical performance metric is the interconnect delay. As designdimension shrinks, the interconnect delay becomes the dominant factor for overall signal delay. Buffer insertion is provento be an effective technique to minimize the interconnect delay. In conven...