Cover Image

Remote dynamically reconfigurable platform using NetFPGA

This paper presents a remote dynamically reconfigurable platform using NetFPGA development board. The functionalities of execution units in this platform can be updated remotely through the 1Gbps Ethernet connection without assistance from the NetFPGA host computer. This is achieved by designing cus...

Full description

Saved in:

Bibliographic Details
Main Authors:	Hau, Yuan Wen, Ooi, Chia Yee, Shaikh Husin, Shaikh Nasir @ Nasir, Marsono, Muhammad Nadzir, Tan, Tze Hon
Format:	Article
Published:	Institute of Electrical and Electronics Engineers Inc. 2014
Subjects:	T Technology
Online Access:	http://eprints.utm.my/id/eprint/62434/ http://dx.doi.org/10.1109/ISCAS.2014.6865366
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

RrBox: Remote dynamically reconfigurable middlebox using NetFPGA
by: Tan, Tze Hon, et al.
Published: (2015)

RtFog: A real-time FPGA-based fog node with remote dynamically reconfigurable application plane for fog analytics redeployment
by: Tan, Tze Hon, et al.
Published: (2022)

RrBox: a remote dynamically reconfigurable middlebox for network protection
by: Tan, Tze Hon, et al.
Published: (2015)

An FPGA-based IP core subscription-oriented fog computing platform
by: Tan, Tze Hon, et al.
Published: (2022)

Parameterizable decision tree classifier on NETFPGA
by: Monemi, A., et al.
Published: (2013)

Adaptive configurable transactional memory for multi-processor FPGA platforms
by: Sirkunan, J., et al.
Published: (2015)

A customized reconfiguration controller with remote direct ICAP access for dynamically reconfigurable platform
by: Tan, T. H., et al.
Published: (2017)

Hardware transactional memory architecture with adaptive version management for multi-processor FPGA platforms
by: Sirkunan, J., et al.
Published: (2017)

Application profiling and mapping on NoC-based MPSoC emulation platform on reconfigurable logic
by: Tang, J. W., et al.
Published: (2017)

Network partitioning domain knowledge multiobjective application mapping for large-scale network-on-chip
by: Tei, Yin Zhen, et al.
Published: (2014)

FPGA-based real-time moving target detection system for unmanned aerial vehicle application
by: Tang, Jia Wei, et al.
Published: (2016)

Traffic classification and management based flow statistics netfpga
by: Ali, Haider
Published: (2018)

An optimized algorithm for simultaneous routing and buffer insertion in multi-terminal nets
by: Shaikh Husin, Nasir Shaikh, et al.
Published: (2015)

An FPGA-based network system with service-uninterrupted remote functional update
by: Tan, T. H., et al.
Published: (2021)

Implementation of heart rate variability analysis algorithm on FPGA platform
by: Risman, Nur Sabrina, et al.
Published: (2016)

FPGA-Assisted assertion-based verification platform
by: Mohamad, Nurita, et al.
Published: (2020)

FPGA-assisted assertion-based verification platform
by: Mohamad, Nurita, et al.
Published: (2020)

Remote dynamically reconfigurable network processing middlebox
by: Tan, Tze Ho
Published: (2015)

FPGA Implementation of RSA Public-Key Cryptographic Coprocessor
by: Hani, Mohamed Khalil, et al.
Published: (2000)

An Fpga-Based Reconfigurable Digital Chip Tester
by: Eeo , Ai Ting
Published: (2010)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
by: Marsono, Muhammad Nadzir
Published: (2001)

FPGA implementation of RANSAC algorithm for real-time image geometry estimation
by: Tang, Jia Wei, et al.
Published: (2014)

A network-on-chip simulation framework for homogeneous multi-processor system-on-chip
by: Hau, Yuan Wen, et al.
Published: (2011)

Reconfigurable platform in embedded system
by: Azman, Amelia Wong
Published: (2011)

An FPGA hardware architecture of Nilsimsa fingerprinting algorithm
by: Monemi, A., et al.
Published: (2011)

An FPGA hardware architecture of nilsimsa fingerprinting algorithm
by: Monemi, Alireza, et al.
Published: (2011)

Reconfigurable address generation unit for 2D correlation in FPGA
by: Heng, Ai Hoon
Published: (2012)

Algorithm to convert signal interpreted petri net models to programmable logic controller ladder logic diagram models
by: Aspar, Z., et al.
Published: (2018)

An optimized algorithm for simultaneous routing and buffer insertion in multi-terminal nets
by: Uttraphan, C., et al.
Published: (2015)

SVA checker generator for FPGA-based verification platform
by: Mohamad, N., et al.
Published: (2016)

Middleware platform for customizable vehicle reconfiguration
by: Lim, PC, et al.
Published: (2007)

Reconfigurable Stewart Platform for Spiral Contours
by: G. , Satheesh Kumar, et al.
Published: (2011)

Design of a reconfigurable computing platform
by: Papu J.J., et al.
Published: (2023)

An FPGA-based quantum computing emulation framework based on serial-parallel architecture
by: Lee, Yee Hui, et al.
Published: (2016)

Hardware acceleration of a face detection system on FPGA
by: Dharan, S. V., et al.
Published: (2016)

FPGA implementation a reconfigurable address generation unit for image processing applications
by: Kok Horng, Kok Horng
Published: (2013)

Characterization of reconfigurable Stewart platform for contour generation
by: Kumar, S.G, et al.
Published: (2009)

Low cost pipelined FPGA architecture of Harris Corner Detector for real-time applications
by: Orabi, H., et al.
Published: (2016)

Iterative RLC models for interconnect delay optimization in VLSI routing algorithms
by: Md. Yusof , Zulkifli, et al.
Published: (2008)

A linked list run-length-based single-pass connected component analysis for real-time embedded hardware
by: Tang, Jia Wei, et al.
Published: (2016)