Hybrid non scan with built-in self-test for fault coverage improvement
Conventional design for testability (DFT) method that implements scan designs requires long test application time and costly automatic test equipment (ATE). On the other hand, built-in self-test (BIST) methods reduce the test time, but with low fault coverage. In this paper, we propose a DFT method...
Saved in:
Main Authors: | Ahmadi, Azra, Paraman, Norlina, Rusli, Mohd. Shahrizal, Isaak, Suhaila |
---|---|
Format: | Conference or Workshop Item |
Published: |
2023
|
Subjects: | |
Online Access: | http://eprints.utm.my/108077/ http://dx.doi.org/10.1063/5.0120960 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Multiple controlled antirandom testing (MCAT) for high fault coverage in a black box environment
by: Alamgir, Arbab, et al.
Published: (2019) -
Development of fault simulator on automatic test pattern generation
by: Paraman, Norlina, et al.
Published: (2018) -
ASIC implementation for multiple scan at register transfer level
by: Mohd. Radzri, Muhammad Luqman, et al.
Published: (2023) -
Scan Test Coverage Improvement Via Automatic Test Pattern Generation (Atpg) Tool Configuration
by: Salehuddin, Muhammad Redzwan
Published: (2017) -
Implementation of optimized low pass filter for ECG filtering using verilog
by: Samsudin, Nooraisyah N., et al.
Published: (2022)