Design of large built-in self-test programmable logic arrays

This paper presents a way to optimize design of large built-in self-test (BIST) programmable logic arrays (PLAs). These PLAs can be tested at clock speed with function independent test set. Hardware overhead of the design is low compared to other techniques. In the design, test pattern generators...

Full description

Saved in:
Bibliographic Details
Main Authors: Zahari Mohamed Darus,, Iftekhar Ahmed,
Format: Article
Published: 1993
Online Access:http://journalarticle.ukm.my/1304/
http://www.ukm.my/jkukm/index.php/jkukm
Tags: Add Tag
No Tags, Be the first to tag this record!