TCAD Simulation of STI stress effect on active length for 130nm technology
In this paper we investigated the compressive stress in the channel induced by shallow trench isolation (STI) for different active length (Sa). We simulate both PMOS and NMOS for 130nm gate length with five active lengths (Sa=0.34, 0.5, 0.8, 1.0, 5.0um) by using TCAD simulation and compare to experi...
Saved in:
Main Authors: | Ahmad, W.R.W., Kordesch, A.V., Ahmad, I., Yew, P.T.B. |
---|---|
Format: | |
Published: |
2017
|
Online Access: | http://dspace.uniten.edu.my:8080/jspui/handle/123456789/5302 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
TCAD simulation of local mechanical stress reduction by use of a compressive silicon nitride/silicon oxynitride etch stop bi-layer for CMOS performance enhancement
by: Ahmad, W.R.W., et al.
Published: (2017) -
Study on the effect of short gate length on 65nm NMOS transistor using SILVACO TCAD / Azira Ahmad Tarmizi
by: Ahmad Tarmizi, Azira
Published: (2020) -
VCO DEVELOPMENT USING 130nm CMOS TECHNOLOGY
by: ARULNATHAN, JONATHAN
Published: (2018) -
VCO DEVELOPMENT USING 130nm CMOS TECHNOLOGY
by: A/L Arulnathan, Jonathan
Published: (2018) -
Design of 100nm single-electron transistor (SET) by 2D TCAD simulation
by: Amiza, Rasmi, et al.
Published: (2009)