この資料をSMS送信: Influence of HALO and source/drain implantation on threshold voltage in 45nm PMOS device