The performance study of two genetic algorithm approaches for VLSI Macro-Cell layout area optimization
Link to publisher's homepage at http://ieeexplore.ieee.org
Saved in:
Main Authors: | Hasliza, A. Rahim@Samsuddin, Rahman, A. A A, R. Badlishah, Ahmad, Wan Nur Suryani Firuz, Wan Ariffin, Muhammad Imran, Ahmad |
---|---|
Format: | Article |
Language: | English |
Published: |
Institute of Electrical and Electronics Engineering (IEEE)
2009
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/6885 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
by: Hasliza, A. Rahim@Samsuddin, et al.
Published: (2009) -
A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
by: Hasliza, A. Rahim@Samsuddin, et al.
Published: (2009) -
SOI based nanowire single-electron transistors: design, simulation and process development
by: Uda Hashim, et al.
Published: (2008) -
Device Characterization of 0.8-µm CMOS Technology
by: Kooh, Roy Jinn Chye
Published: (2000) -
Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
by: Norsaifulrudin Mat Zuki
Published: (2008)