SOI based nanowire single-electron transistors: design, simulation and process development
Link to publisher's homepage at http://www.unimap.edu.my/ ; Open access only applicable for vol. 1; issue 1, 2008.
Saved in:
Main Authors: | Uda Hashim, A. Rasmi, Samsudi Sakrani |
---|---|
Format: | Article |
Language: | English |
Published: |
Universiti Malaysia Perlis
2008
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/2383 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design of 100nm single-electron transistor (SET) by 2D TCAD simulation
by: Amiza, Rasmi, et al.
Published: (2009) -
Design and analysis of low power using Sleepy Stack and Zig-Zag technique
by: Wan Nurul Liyana Wan Zulkefle
Published: (2008) -
Coherent effect on LOCOS and STI technique for 0.18 µm CMOS technology using Taurus Workbench
by: Wan Shafie Wan Sulaiman
Published: (2008) -
Device Characterization of 0.8-µm CMOS Technology
by: Kooh, Roy Jinn Chye
Published: (2000) -
Electrical characterization of 0.15µm CMOS Transistor using TSUPREM-4 and MEDICI
by: Low Pooi Lam
Published: (2008)