Simulation Of 0.35 Um NMOS Process Based on UniMAP Cleanroom Facilities
Access is limited to UniMAP community.
Saved in:
Main Author: | Izny Atikah Ahmad Fahmi |
---|---|
Other Authors: | Noraini Othman (Advisor) |
Format: | Learning Object |
Language: | English |
Published: |
Universiti Malaysia Perlis
2008
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1368 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Electrical characterization of 0.13 µm NMOS transistor with Retrograde Well and Halo Implant Structure Respectively
by: Anas Redzuan, Mokhtar
Published: (2008) -
Fabrication Of 50 µm transistor and AlNiAu interconnection process
by: Shaffie Husin
Published: (2008) -
Temperature and energy dependence of diffusion in Solid - Effect of Diffusion Coefficient and Junction Depth
by: Nur Ruzana Bohari
Published: (2008) -
The study of the effect of MOS transistor scaling on the critical device parameters
by: Zazurina Abd Rahman
Published: (2008) -
Electrical characterization of 0.15µm CMOS Transistor using TSUPREM-4 and MEDICI
by: Low Pooi Lam
Published: (2008)