Optimization of an Integrated Circuit Device by Improving ITS VLSI Design from RTL to GDSII
VLSI design flow from RTL to GDSII consists of two phases, namely front-end design and back-end design. In this project, the front-end design and back-end design were done in order to improve and optimize an 8051 microcontroller-based core. Logic synthesis, physical design, physical verification and...
Saved in:
Main Author: | Thee, Kang Wei |
---|---|
Format: | Final Year Project / Dissertation / Thesis |
Published: |
2016
|
Subjects: | |
Online Access: | http://eprints.utar.edu.my/2304/1/BEE%2D2016%2D1200074%2D1.pdf http://eprints.utar.edu.my/2304/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Delay design-for-testability for functional RTL circuits
by: Shaheen, A.-U.-R., et al.
Published: (2015) -
Delay design-for-testability for functional RTL circuits
by: Shaheen, A.-U.-R., et al.
Published: (2015) -
Delay Design-for-Testability for Functional RTL Circuits
by: Shaheen, Ateeq-Ur-Rehman, et al.
Published: (2015) -
A hybrid delay design-for-testability for nonseparable RTL controller-data path circuits
by: Shaheen, A.-U.-R., et al.
Published: (2017) -
A Hybrid Delay Design-for-Testability for Nonseparable RTL Controller-Data path Circuits
by: Shaheen, Ateeq ur Rehman, et al.
Published: (2017)