Implementing digital finite impulse response filter using FPGA
This paper describes the design of Transposed Form FIR filter implemented in the Spartan-II and Virtex-E family of FPGAs. The design is an 8-tap filter based on 16-bit input samples and 14-bit signed coefficients.The basic building blocks of the filter are KCMs, Adders, Registers, and a delay-locked...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Conference or Workshop Item |
| Language: | English |
| Published: |
2007
|
| Subjects: | |
| Online Access: | http://repo.uum.edu.my/4561/1/Im.pdf http://repo.uum.edu.my/4561/ http://dx.doi.org/10.1109/APACE.2007.4603854 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|