Joint and marginal probability analyses of Markov Random Field networks for digital logic circuits
With the device scaling up to nano-level, the integrated circuits are expected to face high computing error rates. This increased rate is the outcome of random and dynamic noise injected in the circuit which becomes more vulnerable due to low supply voltages and extremely small transistor dimensions...
Saved in:
Main Authors: | Anwer, Jahanzeb, Khalid, Usman, Singh, Narinderjit, Hamid, Nor H., Asirvadam, Vijanth S. |
---|---|
Format: | Conference or Workshop Item |
Published: |
2010
|
Subjects: | |
Online Access: | http://eprints.utp.edu.my/4639/1/JointMarMarkovCircuit.pdf http://eprints.utp.edu.my/4639/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
ENHANCEMENT OF MARKOV RANDOM FIELD MECHANISM TO ACHIEVE
FAULT-TOLERANCE IN NANOSCALE CIRCUIT DESIGN
by: ANWER, JAHANZEB ANWER
Published: (2011) -
Highly noise-tolerant design of digital logic gates using Markov Random Field modelling
by: Anwer, Janhanzeb, et al.
Published: (2010) -
Highly noise-tolerant design of digital logic gates using Markov Random Field modelling
by: Anwer, Janhanzeb, et al.
Published: (2010) -
An Improved Markov Random Field Design Approach For Digital Circuits: Introducing Fault-Tolerance With Higher Noise-Immunity For The Nano-Circuits As Compared To CMOS And MRF Designs
Zoom
See larger image (with zoom)
Share your own customer images
Publisher: learn how customers can search inside this book.
An Improved Markov Random Field Design Approach For Digital Circuits: Introducing Fault-Tolerance With Higher Noise-Immunity For The Nano-Circuits As Compared To CMOS And MRF Designs
by: Anwer, Janhanzeb, et al.
Published: (2011) -
A novel error-detection mechanism for digital circuits using Markov random field modelling
Published: (2012)