Resistive Open Faults Detectability Analysis and Implications for Testing Low Power Nanometric ICs
Resistive open faults (ROFs) represent common manufacturing defects in IC interconnects and result in delay faults that cause timing failures and reliability risks. The nonmonotonic dependence of ROF-induced delay faults on the supply voltage (VDD) poses a concern as to whether single-VDD testing wi...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Published: |
IEEE
2015
|
| Online Access: | http://eprints.utp.edu.my/11942/1/06782673.pdf http://eprints.utp.edu.my/11942/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | Resistive open faults (ROFs) represent common manufacturing defects in IC interconnects and result in delay faults that cause timing failures and reliability risks. The nonmonotonic dependence of ROF-induced delay faults on the supply voltage (VDD) poses a concern as to whether single-VDD testing will suffice for low power nanometric designs. Our analysis shows multi-VDD tests could be required, depending on the test speed. This knowledge can be exploited in small delay fault testing to reduce the chances of test escapes while minimizing cost. |
|---|