Low latency cipher for hardware-based memory protection unit for application in system-on-chip root-of-trust
The goal of trusted computing is to guarantee the behaviour of the software running on the devices. Memory Protection Unit (MPU) secures accesses between main memory, and caches which plays an important role in the System-on-Chip Root-of-Trust. There are several cipher algorithms such as SIMON, PRES...
Saved in:
Main Author: | Zainurin, Siti Nadhirah |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/96869/1/SitiNadhirahZainurinMSKE2021.pdf.pdf http://eprints.utm.my/id/eprint/96869/ http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:142173 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Adaptive look-ahead routing for low latency network-on-chip
by: Al Areqi, Nadera Najib Qaid
Published: (2014) -
Virtual channel and switch allocation for low latency network-on-chip routers
by: Monemi, A., et al.
Published: (2015) -
Low latency Network-on-Chip router microarchitecture using request masking technique
by: Monemi, Alireza, et al.
Published: (2015) -
ProNoC: a low latency network-on-chip based many-core system-on-chip prototyping platform
by: Monemi, A., et al.
Published: (2017) -
Hash function of cryptographically secure pseudorandom number generator for hardware root-of-trust
by: Ong, Elaine Ei Ling
Published: (2021)