VLSI design of a split parallel two-dimensional HEVC transform
This paper proposes a highly parallel two-dimensional (2D) HEVC transform hardware architecture, implemented in 32-nm VLSI technology. The design allows very high-resolution and frame-rate video coding by way of a very fast HEVC transform operations. It is based on a split architecture, where the in...
Saved in:
Main Authors: | Awab, Ainy Haziyah, Ab. Rahman, Ab. Al-Hadi, Kamisian, Izam, Rusli, Mohd. Shahrizal |
---|---|
Format: | Conference or Workshop Item |
Published: |
2021
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/95905/ http://dx.doi.org/10.1007/978-981-16-0749-3_32 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Exploring the design space of HEVC inverse transforms with dataflow programming
by: Khoo, Zhi Yion, et al.
Published: (2016) -
Development of Lifting-based VLSI Architectures for
Two-Dimensional Discrete Wavelet Transform
by: MOHAMED KOKO, IBRAHIM SAEED
Published: (2010) -
Exploring the design space of HEVC inverse transforms with dataflow programming
by: Yion, K. Z., et al.
Published: (2017) -
Hadamard transform improvement for hevc using intel avx-512
by: Sing, J. T. K., et al.
Published: (2019) -
Efficient motion estimation algorithms for HEVC/H.265 video coding
by: Jaja, Edward, et al.
Published: (2015)