16-bit fault tolerant sparse Kogge Stone Adder using 0.18µm CMOS technology
Fault-tolerant architecture plays a crucial role in the safety and mission-critical application such as space and medical application. These applications require high reliability to maintain continuous operation without fault. The tremendous increase in the integration density and the downscaling of...
Saved in:
Main Authors: | Chang, Chin Kai, Isaak, Suhaila, Yusof, Yusmeeraz |
---|---|
Format: | Conference or Workshop Item |
Published: |
2020
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/92863/ http://dx.doi.org/10.1109/ICSE49846.2020.9166865 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
by: Norsaifulrudin Mat Zuki
Published: (2008) -
Pareto ANOVA Analysis For Two-stage Op-amp By Using CMOS 0.18 µm
by: Mohd Chachuli, Siti Amaniah, et al.
Published: (2014) -
Coherent effect on LOCOS and STI technique for 0.18 µm CMOS technology using Taurus Workbench
by: Wan Shafie Wan Sulaiman
Published: (2008) -
Design Of 0.18-µm CMOS Voltage Controlled Oscillator (VCO) For 2.45ghz IOT Application
by: Tan, Hui Wen
Published: (2018) -
Design of radio frequency power amplifier for 2.45 GHz IoT application using 0.18 µm CMOS technology
by: Rhaffor, Nuha, et al.
Published: (2023)