ProNoC: a low latency network-on-chip based many-core system-on-chip prototyping platform
Network-on-chip (NoC) is an emerging interconnect infrastructure to address the scalability limitation of conventional shared bus architecture for many-core system-on-chip (MCSoC). Current field-programmable gate arrays (FPGAs) have over million lookup tables, making it possible to prototype a compl...
Saved in:
Main Authors: | Monemi, A., Tang, J. W., Palesi, M., Marsono, M. N. |
---|---|
Format: | Article |
Published: |
Elsevier B.V.
2017
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/76963/ https://www.scopus.com/inward/record.uri?eid=2-s2.0-85028742066&doi=10.1016%2fj.micpro.2017.08.007&partnerID=40&md5=de9353a3876537551d45038414dae500 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Virtual channel and switch allocation for low latency network-on-chip routers
by: Monemi, A., et al.
Published: (2015) -
Low latency Network-on-Chip router microarchitecture using request masking technique
by: Monemi, Alireza, et al.
Published: (2015) -
Area-optimal cache coherent protocol for many-core network-on-chip
by: Ng, Wai Kin
Published: (2022) -
Adaptive look-ahead routing for low latency network-on-chip
by: Al Areqi, Nadera Najib Qaid
Published: (2014) -
Network on chip prototyping and emulation
by: Tay, Huey Fen
Published: (2010)