Power-aware system-on-chip test scheduling based on enhanced rectangle packing algorithm
Saved in:
Main Author: | Sua, Jia Pao |
---|---|
Format: | Thesis |
Published: |
2010
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/26927/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Power-aware system-on-chip test scheduling using enhanced rectangle packing algorithm
by: Chia, Yee Ooi, et al.
Published: (2012) -
SoC test scheduling algorithm using enhanced rectangle packing
by: Lee, Siaw Chen
Published: (2009) -
Network-on-chip non-preemptive test scheduling
by: Mispan, Mohd. Syafiq
Published: (2010) -
Built-in self test power and test time analysis in on-chip networks
by: Senejani, Mahdieh Nadi, et al.
Published: (2015) -
Thermal-safe system-on-chip test scheduling using dynamic voltage and frequency scaling
by: Hassan, Hasliza
Published: (2018)