USB soft core with altera Nios processor
This objectives of this project learning the process of implementing an System-on-Chip (SoC) using the Altera development board. The chosen board is the Excalibur board which consists of the APEX 20KE200 FPGA. Besides this, Quartus II software is needed as the platform for the development of this pr...
Saved in:
Main Author: | Cheah, Chee Teong |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2007
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/263/1/CheahCheeTeongMFKE2007.pdf http://eprints.utm.my/id/eprint/263/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Instruction set simulator development for altera NIOS 2 processor
by: Teh, Fu Sun Ivan
Published: (2008) -
The implementation of a pipelined floating-point CORDIC coprocessor on NIOS II soft processor
by: Ibrahim, Muhammad Nasir, et al.
Published: (2015) -
The Implementation of a pipelined floating-point cordic coprocessor on Nios Ii soft processor
by: Ibrahim, Muhammad Nasir, et al.
Published: (2015) -
Implementation of a soft core processor on a FPGA
by: Woo, Chi Liang
Published: (2011) -
ASH1: a Stack-Based Input/ Output Processor for
USB Operations
by: Al-Dujaili, Abdullah, et al.
Published: (2015)