Design of a testchip for low cost IC testing.
With the continuous increase of the integration densities and complexities, the problem of testing integrated circuits has become much more acute and needs an economic solution with reliable performance. This paper presents the design of a TESTCHIP implementing a multiple polynomial, multiple seed b...
Saved in:
Main Authors: | Ali, Liakot, Sidek, Roslina, Aris, Ishak, Mohd Ali, Mohd Alauddin |
---|---|
Format: | Article |
Language: | English English |
Published: |
Taylor & Francis
2009
|
Online Access: | http://psasir.upm.edu.my/id/eprint/17691/1/Design%20of%20a%20testchip%20for%20low%20cost%20IC%20testing.pdf http://psasir.upm.edu.my/id/eprint/17691/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design of a high speed and low latency crypto-processor ASIC
by: Ali, Md. Liakot, et al.
Published: (2008) -
Resistive open faults detectability analysis and implications for testing low power nanometric ICs
by: Mohammadat, M.T., et al.
Published: (2015) -
Resistive Open Faults Detectability Analysis and Implications for Testing Low Power Nanometric ICs
by: Mohammadat, Mohamed Tag Elsir, et al.
Published: (2015) -
Analog IC test and product engineering curriculum for Malaysia microelectronics industry
by: Kamsani, Noor Ain, et al.
Published: (2014) -
IC test based on scan cell
by: Rahiman, Rosdina
Published: (2001)