Simulation on Effects of Different Types of Channel/Drain Engineering Structure on MOS Device Performance
This final year project is aimed to analyze the effects of three different types of channel/drain engineering structure on MOS transistor performance. As a project basis, a 0.35μm process recipe from UC Berkeley is used as reference. To proceed it, the other parameters need to be retained and only t...
Saved in:
Main Author: | Norazlina Mohd Amin |
---|---|
Other Authors: | Noraini Othman (Advisor) |
Format: | Learning Object |
Language: | English |
Published: |
Universiti Malaysia Perlis
2008
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1338 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
The study of the effect of MOS transistor scaling on the critical device parameters
by: Zazurina Abd Rahman
Published: (2008) -
Simulation Of 0.35 Um NMOS Process Based on UniMAP Cleanroom Facilities
by: Izny Atikah Ahmad Fahmi
Published: (2008) -
Development of In-House MOS transistor at KUKUM Micro Fabrication Cleanroom: Microelectronic undergraduate activities
by: Marlia, Morsin, et al.
Published: (2009) -
Green solid electrolyte for electrochemical devices / Azizah Hanom Ahmad, Fatin Nabella Zulkefli and Aisyah Nor Hasnan
by: Ahmad, Azizah Hanom, et al.
Published: (2014) -
Elastic, structural and optical properties of zinc borotellurite glass system doped with europium oxide co-doped silver oxide nanoparticles
by: Adamu, Suleiman Bashir
Published: (2022)