High-k gate dielectric nano-FET leakage current analysis
This paper reveals the use of high-k dielectric material to mitigate the subthreshold leakage current. The feature size of conventional MOSFET using SiO2 has approached their physical limits where the oxide thickness should not reach below 2nm due to high leakage current and the tunnelling increase...
Saved in:
Main Authors: | Bunseng, Chan, Charlie Soh, Kang, Eng Siew, Hui, Seng Kheong, Lim, Wei Jer, Ismail Saad, Nurmin Bolong |
---|---|
Format: | Proceedings |
Language: | English English |
Published: |
Institute of Electrical and Electronics Engineers
2021
|
Subjects: | |
Online Access: | https://eprints.ums.edu.my/id/eprint/32713/2/High-k%20gate%20dielectric%20nano-FET%20leakage%20current%20analysis.ABSTRACT.pdf https://eprints.ums.edu.my/id/eprint/32713/1/High-k%20Gate%20Dielectric%20Nano-FET%20Leakage%20Current%20Analysis.pdf https://eprints.ums.edu.my/id/eprint/32713/ https://ieeexplore.ieee.org/document/9652730 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Clock Gating Assertion Check An Approach Towards Efficient Verification Closure On Clock Gating Functionality
by: Wang, Jian Zhong
Published: (2017) -
Clock Gating Technique For Power Reduction In Digital Design
by: Khor, Peng Lim
Published: (2012) -
Design Of Dielectric Resonator Antenna For Wireless Communication
by: Othman, Mohamadariff
Published: (2009) -
Performance of Ozone/SnCl₄ Oxidation in Stabilized Landfill Leachate Treatment
by: Siti Nor Farhana Zakaria, et al.
Published: (2022) -
Design Of 10 Ghz Negative Resistance Dielectric Resonator
Oscillator
by: Mohammad Zaki, Syazana Basyirah
Published: (2015)