VCO DEVELOPMENT USING 130nm CMOS TECHNOLOGY
This dissertation focuses on the simulation of a VCO that is optimized for its phase noise properties by utilizing Cadence tools. Besides, a detailed study on the main causes of phase noise in a VCO and techniques of improving the VCO’s phase noise was also conducted in the midst of VCO design.
Saved in:
Main Author: | A/L Arulnathan, Jonathan |
---|---|
Format: | Final Year Project |
Language: | English |
Published: |
Universiti Teknologi PETRONAS
2018
|
Subjects: | |
Online Access: | http://utpedia.utp.edu.my/18949/1/22379%20Jonathan%20Arulnathan%20FYP%20Final%20Report.pdf http://utpedia.utp.edu.my/18949/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
VCO DEVELOPMENT USING 130nm CMOS TECHNOLOGY
by: ARULNATHAN, JONATHAN
Published: (2018) -
BACKEND DESIGN OF WIDEBAND LOW NOISE AMPLIFIER USING 130 NM RF CMOS TECHNOLOGY
by: Junaidi, Muhammad Syafiq
Published: (2015) -
A 2 Kbit memory array of mixed-VT GC-eDRAM implemented in 130nm standard CMOS technology
by: Abdo, Hussien, et al.
Published: (2021) -
20 GB/S REFERENCELESS QUARTER-RATE PLL-BASED CLOCK
DATA RECOVERY CIRCUIT IN 130 NM CMOS TECHNOLOGY
by: Assaad, Maher
Published: (2008) -
Optimized transconductance designs to enhance the linearity performance of RF front-end receiver circuits in 130 NM CMOS technology / Nandini Vitee
by: Nandini , Vitee
Published: (2020)