Fault Modeling of Analog Circuits Using System Identification Automated Model Generation Approaches from SPICE level Descriptions
Fault modeling and simulation (FMAS) of analog circuits is considered to be time consuming and expensive as compared to digital circuits. FMAS of analog circuits is heavily dependent on transistor level (TL) circuits and slow speed of TL fault simulation (TLFS) increase overall testing cost. Therefo...
保存先:
主要な著者: | Xia, Likun, Faroop, M. Umer, Hussin, Fawnizu Azmadi, Malik, Aamir Saeed |
---|---|
フォーマット: | 論文 |
出版事項: |
American Scientific Publishers
2012
|
主題: | |
オンライン・アクセス: | http://eprints.utp.edu.my/8437/1/ICAEE2012_210.pdf http://www.aspbs.com/science.htm http://eprints.utp.edu.my/8437/ |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
類似資料
-
Fault Modeling of Analog Circuits Using System Identification Automated Model Generation Approaches from SPICE level Descriptions
著者:: Xia, Likun, 等
出版事項: (2012) -
A Novel Algorithm for Automated Model Generation of Analog Circuits Using Chebyshev-Newton Interpolation
著者:: Xia, Likun, 等
出版事項: (2012) -
High level fault modeling and fault propagation in analog circuits using NLARX automated model generation technique
著者:: Farooq, Muhammad Umer, 等
出版事項: (2012) -
A Novel Algorithm for Automated Model Generation of Analog Circuits Using Chebyshev-Newton Interpolation
著者:: Xia, Likun, 等
出版事項: (2012) -
Automated Model Generation of Analog Circuits Through Modified Trajectory Piecewise Linear Approach With ChebyShev Newton Interpolating Polynomials
著者:: Farooq, Muhammad Umer, 等
出版事項: (2013)