Fault Modeling of Analog Circuits Using System Identification Automated Model Generation Approaches from SPICE level Descriptions

Fault modeling and simulation (FMAS) of analog circuits is considered to be time consuming and expensive as compared to digital circuits. FMAS of analog circuits is heavily dependent on transistor level (TL) circuits and slow speed of TL fault simulation (TLFS) increase overall testing cost. Therefo...

Full description

Saved in:
Bibliographic Details
Main Authors: Xia, Likun, Faroop, M. Umer, Hussin, Fawnizu Azmadi, Malik, Aamir Saeed
Format: Article
Published: American Scientific Publishers 2012
Subjects:
Online Access:http://eprints.utp.edu.my/8437/1/ICAEE2012_210.pdf
http://www.aspbs.com/science.htm
http://eprints.utp.edu.my/8437/
Tags: Add Tag
No Tags, Be the first to tag this record!
Be the first to leave a comment!
You must be logged in first