FPGA implementation of RANSAC algorithm for real-time image geometry estimation

• Main Authors: Tang, Jia Wei, Shaikh Husin, Nasir, Sheikh, Usman Ullah
• Format: Conference or Workshop Item
• Language: English
• Published: 2014
• Subjects: TK Electrical engineering. Electronics Nuclear engineering
• Online Access: http://eprints.utm.my/id/eprint/59276/1/TangJiaWei2013_FPGAImplementationofRANSACAlgorithm.pdf; http://eprints.utm.my/id/eprint/59276/; http://dx.doi.org/10.1109/SCOReD.2013.7002592

Random Sample Consensus (RANSAC) is commonly used in many estimation tasks especially in computer vision applications due to its simplicity. This paper presents a hardware/software co-design implementation of RANSAC algorithm for real-time affine geometry estimation on a field programmable gate array (FPGA) platform. Double buffering technique is used to store and process data in pipeline. Experimental result shows that the proposed system managed to speed up the software process by about 11.4 times for 100 data points. The proposed architecture was also tested on Altera DE2-115 with 100 MHz NiosII Processor running to handle a video stream of 30 frames per second.