Cover Image

Modeling and simulation of graphene three branch junction using verilog-A

Graphene three-branch junction device (G-TBJ) is a non-conventional device that offers promising potential in various application in digital (e.g. logic gates) and analog (frequency mixer, etc) circuit. Operation of G-TBJ can be explained by a capacitor-based equivalent circuit. However, the propose...

Full description

Saved in:

Bibliographic Details
Main Author:	Chin, Ee Mei
Format:	Thesis
Language:	English
Published:	2015
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/id/eprint/53880/1/ChinEeMeiMFKE2015.pdf http://eprints.utm.my/id/eprint/53880/ http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:85851
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Simulation of macro-compact model of graphene-based three-branch nano-junction
by: Kalantari, Alireza, et al.
Published: (2023)

Properties of contact resistance towards realization of graphene-based three-branch junction device
by: Abd. Rahman, Shaharin Fadzli, et al.
Published: (2011)

CAR'S OBJECT DETECTION AND AVOIDANCE SIMULATION USING VERILOG
by: MOHAMAD ROSLAN, MOHD KHUWARIZMI
Published: (2007)

Accelerated Verilog Simulator Using Application Specific Microprocessor
by: Tan Tze Sin, Tze Sin
Published: (2017)

Implementation of Verilog HDL in Calculator Design with FPGA Simulation
by: Shamsiah, Suhaili, et al.
Published: (2020)

Design and simulate RISC-V processor using verilog
by: Ngu, David Teck Joung
Published: (2023)

Verilog modelling of Modbus TCP at 100 mbps
by: Tan, Zhe Jie
Published: (2022)

Designing A Game On FPGA Using Verilog
by: Loh, Yi Qhi
Published: (2020)

Comparitive Study On Multiplier Algorithms using Verilog HDL
by: MOHD SAPLI, NUR SY AHADAH
Published: (2008)

Design and Implementation of Advanced Encryption Standard Using Verilog HDL
by: Shamsiah, Suhaili, et al.
Published: (2020)

Analytical modeling of conventional and miniaturization three-section branch-line couplers
by: You, Kok Yeow, et al.
Published: (2018)

Design and Implementation of MDS Hash Function Algorithm Using Verilog HDL
by: Shamsiah, Suhaili, et al.
Published: (2020)

Implementation of optimized low pass filter for ECG filtering using verilog
by: Samsudin, Nooraisyah N., et al.
Published: (2022)

Rounded off unsigned constant division using add-shift in verilog
by: Fouziah Md Yassin, et al.
Published: (2016)

DESIGN AND IMPLEMENTATION OF RIPEMD-160 HASH FUNCTION USING VERILOG HDL
by: Sharifah Azizah, Wan Alwi
Published: (2022)

Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)

Room temperature nonlinear operation of a graphene-based three-branch nanojunction device with chemical doping
by: Abd. Rahman, Shaharin Fadzli, et al.
Published: (2012)

Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008)

Register transfer level design of compression processor core using verilog hardware description language
by: Mohd. Sabri, Roslee
Published: (2007)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
by: Lim, Jonie Joo Nee
Published: (2008)

Prediction of Peak Junction Temperature of Semiconductor Devices: A Simulation Study
by: Mohd Suhaimi, Nor Atiqah b
Published: (2016)

CMOS IC Design and Verilog-A Modelling of 10-Gb/s PLL-Based Deserializer for Inter-Chip Communication in SOC
by: Assaad, Maher
Published: (2007)

Design and implementation of advanced encryption standard using verilog HDL
by: Shamsiah, Suhaili, et al.
Published: (2022)

Junction properties analysis of silicon back-to-back Schottky diode with reduced graphene oxide Schottky electrodes
by: Che Azmi, Siti Nadiah, et al.
Published: (2018)

Miniaturization of three-section branch-line coupler using diamond-series stubs microstrip line
by: Najib Al-Areqi, Nadera, et al.
Published: (2018)

Branch line coupler using hybrid t-model structure
by: Ali, Mohamad, et al.
Published: (2012)

Modeling and simulation of graphene-oxide-based RRAM
by: Lim, E. W., et al.
Published: (2016)

Verilog design of a 256-bit AES crypto processor core
by: Lai, Yit Pin
Published: (2007)

Optical Y-junction power splitter
by: Ashraf, Aliya
Published: (2007)

Graphene nanoribbon simulator of electronic properties using MATLAB
by: Indra, Izzat Safwan, et al.
Published: (2018)

Modeling and simulation of the electronic properties in Graphene Nanoribbons of varying widths and lengths using Tight-Binding Hamiltonian
by: Goh, Edric, et al.
Published: (2019)

Modeling and simulation of bilayer graphene nanoribbon field effect transistor
by: Mousavi, Seyed Mahdi
Published: (2012)

Modelling Of CMOS Based Interleaved PN Junction Optical Phase Shifters
by: Javid Shaikh, Abdurrahman
Published: (2019)

Modeling and Simulation of Three Phase Induction Motor For Digital Control
by: SOHAIMI, SITI ATIQAH BINTI
Published: (2009)

Thermal Analysis of Semiconductor: Peak Junction Temperature Prediction
by: Hussin, Nur Ain Nabilah
Published: (2016)

Fabrication and transport performance characterization of chemically-doped three-branch junction graphene device
by: Shaharin Fadzli Abd Rahman,, et al.
Published: (2013)

Development of CAD for microwave hybrid branch-line coupler design using MATLAB-Based GUI
by: You, Kok Yeow, et al.
Published: (2022)

Development of CAD for microwave hybrid branch-line coupler design using MATLAB-Based GUI
by: You, Kok Yeow, et al.
Published: (2022)

Long-range surface plasmon Y-junctions for referenced biosensing
by: Wong, Wei Ru, et al.
Published: (2015)

Smart and adaptive traffic light controller using vehicle density estimation at cross junctions
by: Abd Rahman, Masturah Dinie
Published: (2024)