Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array
Multiprocessor platforms have been introduced to solve the performance limitation of uni-processor platform. However, programming on a shared memory multiprocessor platform in an efficient way is difficult. The inefficiency of lock based synchronization limits the performance of the parallel program...
Saved in:
Main Author: | Sirkunan, Jeevan |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/53843/1/JeevanSirkunanMFKE2015.pdf http://eprints.utm.my/id/eprint/53843/ http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:85968 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Hardware transactional memory architecture with adaptive version management for multi-processor FPGA platforms
by: Sirkunan, J., et al.
Published: (2017) -
An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
by: Paramasivam, Vishnu
Published: (2009) -
Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller
by: Mohammed, Mohammed Isam Eldin Hassan
Published: (2020) -
Hardware-based genetic algorithm implementation in field programmable gate arrays
by: Balakrishnan, Sathivellu
Published: (2012) -
Hardware implementation of coordinate rotation digital computer in field programmable gate array
by: Mohd. Sazali, Mohd. Ilyas Sobirin
Published: (2012)