A computer aided design software module for clock tree synthesis in very large scale integration design
With the evolution of Very Large Scale Integration (VLSI) fabrication technology, circuit size has grown and line width has decreased. In effect, the transistor transit time and the time to drive signal lines across chips have also decreased. Thus, interconnections have become the dominating fact...
Saved in:
相似书籍
-
Nano-scale VLSI clock routing module based on useful-skew tree algorithm
由: Eik Wee, Chew, et al.
出版: (2006) -
Interconnect tree optimization algorithm in nanometer very large scale integration designs
由: Eh Kan, Chessda Uttraphan
出版: (2016) -
Very large scale integration design andsynthesis of adaptive equalizer
由: Ab. Rahman, Ab. Al-Hadi
出版: (2007) -
HYDROELASTIC ANALYSIS OF PONTOON-TYPE VERY LARGE FLOATING STRUCTURES
由: LEE , HSIU EIK
出版: (2019) -
Fast clock tree generation using exact zero skew clock routing algorithm
由: Reaz, Mamun Ibn, et al.
出版: (2009)