Performance comparison of CMOS and NMOS GNRFET full adder
Transistor makes up the cornerstone of modern computing. In this work, a SPICE model of GNRFET was used to simulate the performance of a NMOS and CMOS binary full adder. The performance of this adder was evaluated in terms of its average power consumption and propagation delay. Three variables, name...
Saved in:
Main Authors: | Tan, Zheng Hong, M. Rasol, M. Faidzal, Johari, Zaharah, Hamzah, Afiq, Tan, Michael Loong Peng, Mohamed Sultan, Suhana, Alias, Nurul Ezaila, Isaak, Suhaila, Yusoff, Yusmeeraz |
---|---|
Format: | Article |
Language: | English |
Published: |
Penerbit UTM Press
2022
|
Subjects: | |
Online Access: | http://eprints.utm.my/104829/1/SuhailaIsaak2022_PerformanceComparisonofCMOSandNMOSGNRFET.pdf http://eprints.utm.my/104829/ http://dx.doi.org/10.11113/elektrika.v21n2.347 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
16-bit fault tolerant sparse Kogge Stone Adder using 0.18µm CMOS technology
by: Chang, Chin Kai, et al.
Published: (2020) -
Comparative analysis of CMOS based full adders by simulation in DSCH and Microwind
by: Gamage, Sehan Amandu, et al.
Published: (2022) -
CMOS Low Power Analogue Adder
by: Tan, Yu Sheng
Published: (2020) -
Analysis and design of low power consumption 8T
and 10T full adder CMOS technology
by: Abd Majid, Mohamed Ibrahim, et al.
Published: (2022) -
VLSI implementation of full adder-subtractor design
by: Ahmad, Nabihah, et al.
Published: (2017)