Efficient hardware-accelerated pseudoinverse computation through algorithm restructuring for parallelization in high-level synthesis
This paper describes a fast and efficient hardware-accelerated pseudoinverse computation through algorithm restructuring and leveraging FPGA synthesis directives for parallelism prior to high-level synthesis (HLS). The algorithm, which is composed of modified Gram–Schmidt QR decomposition (MGS-QRD),...
Saved in:
Main Authors: | Tan, Chong Yeam, Ooi, Chia Yee, Choo, Hau Sim, Ismail, Nordinah |
---|---|
Format: | Article |
Published: |
John Wiley and Sons Ltd
2022
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/101017/ http://dx.doi.org/10.1002/cta.3155 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Register-transfer-level features for machine-learning-based hardware trojan detection
by: Choo, Hau Sim, et al.
Published: (2020) -
Register-transfer-level Hardware Trojan classification boosted with gate-level features
by: Choo, Hau Sim
Published: (2022) -
Face detection hardware accelerator using C-based high-level synthesis
by: Yeap, Han Chien
Published: (2018) -
Principal component analysis hardware acceleration
by: Ng, Yee Wei
Published: (2020) -
Quantification and segmentation of breast cancer diagnosis: efficient hardware accelerator approach
by: Othman, Khairulnizam
Published: (2022)