Simplified VHDL Coding of Modified Non-Restoring Square Root Calculator
Square root calculation is one of the most useful and vital operation in digital signal processing which in recent generations of processors, the operation is performed by the hardware. The hardware implementation of the square root operation can be achieved by different means, but it is very depend...
Saved in:
Main Author: | Jidin, Auzani |
---|---|
Format: | Article |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://eprints.utem.edu.my/id/eprint/8751/1/journal_ijres2.pdf http://eprints.utem.edu.my/id/eprint/8751/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Simplified VHDL coding of modified non-restoring square root calculator
by: Sutikno, Tole, et al.
Published: (2012) -
Strategies For FPGA Implementation Of Non-Restoring Square Root Algorithm
by: Sutikno, Tole, et al.
Published: (2014) -
A simple strategy to solve complicated square root problem in DTC for FPGA implementation
by: Jidin , Auzani
Published: (2010) -
A Simple Strategy To Solve Complicated Square Root Problem In Dtc For Fpga Implementation
by: Sutikno, Tole, et al.
Published: (2010) -
OSCDMA double weight code: A simplified fornula code construction technique
by: A., Mohammed, et al.
Published: (2007)