High-performance, fault-tolerant architecture for reliable hybrid nanolectronic memories
Although hybrid nanoelectronic memories (hybrid memories) promise scalability potentials such as ultrascale density and low power consumption, they are expected to suffer from high defect/fault density reducing their reliability. Such defects/faults can impact any part of the memory system including...
Saved in:
Main Authors: | Haron, Nor Zaidi, Darsono, Abd Majid, Awang Md Isa, Azmi |
---|---|
Format: | Article |
Language: | English |
Published: |
Penerbit Universiti Teknikal Malaysia Melaka
2012
|
Subjects: | |
Online Access: | http://eprints.utem.edu.my/id/eprint/6764/1/JETC12_published.pdf http://eprints.utem.edu.my/id/eprint/6764/ https://jtec.utem.edu.my/jtec/article/view/430/299 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Cost-Efficient Fault-Tolerant Decoder for
Hybrid Nanoelectronic Memories
by: Haron, Nor Zaidi, et al.
Published: (2011) -
Cost-Efficient Fault-Tolerant Decoder for Hybrid Nanoelectronic Memories
by: Haron, Nor Zaidi, et al.
Published: (2011) -
Redundant Residue Number System Code for Fault-Tolerant
Hybrid Memories
by: Haron, Nor Zaidi
Published: (2011) -
Redundant Residue Number System Code for Fault-Tolerant
Hybrid Memories
by: Haron, Nor Zaidi, et al.
Published: (2011) -
Improvised Reliability Tool for Fault Tolerance Computation
by: Agamamedov, Akmurat
Published: (2014)