Design of a wide-range CMOS digital delay line with sub-picosecond jitter for image sensor applications
Development of high-performance CMOS delay lines is becoming a crucial necessity for many advanced applications such as high-speed computer memory controllers and advanced time-resolved image sensors such as Time-of-Flight (ToF)image sensors and Fluorescence Lifetime Imaging Microscopy (FLIM) image...
Saved in:
Main Author: | Abdulrazzaq, Bilal Isam |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2016
|
Online Access: | http://psasir.upm.edu.my/id/eprint/70220/1/FK%202016%2022%20-%20IR.pdf http://psasir.upm.edu.my/id/eprint/70220/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Sub-picosecond jitter resolution wide range digital delay line for SoC integration
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2015) -
A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2016) -
Design of a sub-picosecond jitter with adjustable-range CMOS delay-locked loop for high-speed and low-power applications
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2016) -
A programmable CMOS delay line for wide delay range generation and duty-cycle adjustability
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2017) -
Non-linearity in wide dynamic range CMOS image sensors utilizing a partial charge transfer technique
by: Shafie, Suhaidi, et al.
Published: (2009)