Design of 8-bit SAR-ADC CMOS
Successive approximation analog-to-digital converter (ADC) implemented in a conventional 0.18μm CMOS technology with low voltage. The SAR composite of sample-and-hold dummy switch compensation was employed, comparator is low-voltage latched and realized based on current-mode approach, control logic...
Saved in:
Main Authors: | Hassan, Hur A., Abdul Halin, Izhal, Aris, Ishak, Hassan, Mohd Khair |
---|---|
Format: | Conference or Workshop Item |
Language: | English |
Published: |
IEEE
2009
|
Online Access: | http://psasir.upm.edu.my/id/eprint/68879/1/Design%20of%208-bit%20SAR-ADC%20CMOS.pdf http://psasir.upm.edu.my/id/eprint/68879/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Input range driver for measurement of a differential 10 bit SAR ADC
by: Yusuf, Siti Idzura, et al.
Published: (2018) -
14-BIT CMOS hybrid differential DAC for high-resolution sar ADC using VLSI implementation
by: Khoo, Matthew Kah Wen
Published: (2022) -
Differential input range driver for SAR ADC measurement setup
by: Yusuf, Siti Idzura, et al.
Published: (2020) -
Design of 8-Bit CMOS Digital to Analog Converter
by: Tan, Gim Heng
Published: (2001) -
A 1.8v 10-Bit 100ms/S Fully Differential Pipelined Adc In Cmos 0.18um Process Technology
by: Khoo , Boon Hee
Published: (2017)